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ABSTRACT 
 
Coded modulation is a bandwidth-efficient scheme that integrates channel coding and 
modulation into one single entity to improve performance with the same spectral efficiency compared 
to uncoded modulation. Low-density parity-check (LDPC) codes are the most powerful error correction 
codes (ECCs) and approach the Shannon limit, while having a relatively low decoding complexity. 
Therefore, the idea of combining LDPC codes and bandwidth-efficient modulation has been widely 
considered. 
In this thesis we will consider LDPC codes as an Error Correcting Code and study it’s 
performance with BPSK system in AWGN environment and study different kind of characteristics of 
the system. LDPC system consists of two parts Encoder and Decoder. LDPC encoder encodes the data 
and sends it to the channel. The LDPC encoding performance depends on Parity matrix behavior which 
has characteristics like Rate, Girth, Size and Regularity. We will study the performance characteristics 
according to these characteristics and find performance variation in term of SNR performance. The 
decoder receives the data from the channel and decodes it. LDPC decoder has characteristics like time 
of iteration in addition all parity check matrix characteristics. We will also study the performance 
according to these characteristics. 
The main objective of this thesis is to implement LDPC system in FPGA. LDPC Encoder is 
implementation is done using Shift-Register based design to reduce complexity. LDPC decoder is used 
to decode the information received from the channel and decode the message to find the information. In 
the decoder we have used Modified Sum Product (MSP) Algorithm to decode, In the MSP we have used 
some quantized values to decode the data using Look Up Table (LUT) approximation. Finally we 
compare the SNR performance of theoretical LDPC system’s with FPGA implemented LDPC system’s 
performance  
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Chapter 1 
Introduction 
 
1.1   Overview  
   Communication system transmits data from source to transmitter through a channel or 
medium such as wired or wireless. The reliability of received data depends on the channel medium and 
external noise and this noise creates interference to the signal and introduces errors in transmitted data. 
Shannon through his coding theorem showed that reliable transmission could be achieved only if data 
rate is less than that of channel capacity. The theorem shows that a sequence of codes of rate less than 
the channel capacity have the capability as the code length goes to infinity [1].Error detection and 
correction can be achieved by adding redundant symbols to the original data called as error correction 
and correction codes (ECCs).Without ECCs data need to retransmitted if it could detect there is an error 
in the received data. ECC are also called as for error correction (FEC) as we can correct bits without 
retransmission. Retransmission adds delay, cost and wastes system throughput. ECCs are really helpful 
for long distance one way communications such as deep space communication or satellite 
communication. They also have application in wireless communication and storage devices. 
                                                 Figure 1.1 shows a communication system diagram showing data 
movement from source to destination. Data from input is given to the Encoder for Encoding and then it 
is modulated using standard modulation technique then it is transmitted through AWGN channel. The 
output then fed to demodulation and finally it is decoded with the decoder. 
                       
                                 + 
 
Input                       Encoded                    Modulated           Noise                         Demodulated                  Output    
Data                           Data                           Data           & Interference                            Data                              Data            
                                                Figure 1-1 An FEC Encoded Communication System. 
Modulation 
 
ECC 
Encoder 
Demodulation ECC 
Decoder 
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1.2    Error Detection and Correction Schemes 
Error detection and correction helps in transmitting data in a noisy channel to transmit data without 
errors. Error detection refers to detect errors if any received by the receiver and correction is to correct 
errors received by the receiver. The overall classification of error correction and detection can be 
classified as shown in figure 1.2 
 
                         
 
 
 
 
 
 
 
 
 
 
 
 
 
 
                                     Figure 1-2 Classification of different types of ECC Codes [22]  
 
Requires more redundancy and Lower Rate and 
requires no Return Channel. 
Block Codes 
Allows higher 
transmission rate 
when channel 
error probability is 
small 
                     ECC  
     Automatic           
Repeat Request                
               Block       
Error Correction  
Block Codes 
e.g.: LDPC, RS  
Convolutional  
Codes      
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Different errors correcting codes are there and can be used depending on the properties of the system 
and the application in which the error correcting is to be introduced. Generally error correcting codes 
have been classified into block codes and convolutional codes. The distinguishing feature for the 
classification is the presence or absence of memory in the encoders for the two codes.  
To generate a block code, the incoming information stream is divided into blocks and each block is 
processed individually by adding redundancy in accordance with a prescribed algorithm. The decoder 
processes each block individually and corrects errors by exploiting redundancy.  
In a convolutional code, the encoding operation may be viewed as the discrete–time convolution of the 
input sequence with the impulse response of the encoder. The duration of the impulse response equals 
the memory of the encoder. Accordingly, the encoder for a convolutional code operates on the incoming 
message sequence, using a sliding window equal in duration to its own memory. Hence in a 
convolutional code, unlike a block code[3] where code words are produced on a block─ by ─ block 
basis, the channel encoder accepts message bits as continuous sequence and thereby generates a 
continuous sequence of encoded bits at a higher rate [7].  
An error-correcting code (ECC) or forward error correction (FEC) code is a system of adding redundant 
data, or parity data, to a message, such that it can be recovered by a receiver even when a number of 
errors (up to the capability of the code being used) were introduced, either during the process of 
transmission, or on storage. Since the receiver does not have to ask the sender for retransmission of the 
data, a back-channel is not required in forward error correction, and it is therefore suitable for simplex 
communication such as broadcasting. Error-correcting codes are frequently used in lower-layer 
communication, as well as for reliable storage in media such as CDs, DVDs, hard disks, and RAM 
modules.  
1.2.1     Error Detection Scheme  
Error detection is about detecting errors and is mostly achieved through parity bits or CRC. There is 
various error detection schemes used in communication system. Some of the schemes discuss below [3] 
[4] 
 
1.  Parity scheme ─ in parity scheme all the data sets are assigned a particular parity i.e. either even 
or odd. In the receiver parity of received data is checked. If it does not satisfy the assigned parity, 
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it is found to be in error. It is effective only for odd number of errors. It cannot detect even 
number of errors as even number of errors will leave the parity unchanged. 
2. Checksum Scheme ─In this scheme a checksum is calculated in the transmitter and sent with the 
actual data. In receiver checksum is calculated and compared with the received checksum. A 
mismatch is an indication of error. If data and checksum both are received with error then the 
detection may not be possible. 
3. Cyclic Redundancy Check (CRC) scheme ─ In this scheme the message is interpreted as 
polynomial and is divided by a generator polynomial. Then the reminder of the division is added 
to the actual message polynomial to form a code polynomial. This code polynomial is always 
divisible by the generator polynomial. This property is checked by the receiver. If failed to satisfy 
this property the received code word is in error. It is complex but efficient error detection scheme. 
4. Hamming distance Based Check scheme ─ This scheme is basically parity based scheme but 
here parity of different combination of bits are checked for parity. It can detect double errors and 
can correct single errors. 
5.  Polarity scheme ─ In this scheme the actual message along with its inversion format. In receiver 
it is checked whether two sets are inverse of each other. If not it is an indication of error. It is not 
as popular as the code occupies double the bandwidth for the actual message. Moreover if 
corresponding bits in the data and is inverse are in error then it will not be able to detect the error. 
1.2.2 Forward error correction (FEC) 
The sender encodes the data using an error-correcting code (ECC) prior to transmission. The additional 
information (redundancy) added by the code is used by the receiver to recover the original data. In 
general, the reconstructed data is what is deemed the "most likely" original data [3]. There are several 
ways of classifying the forward error correction codes as per different characteristics. 
1. Linear vs. Nonlinear─ Linear codes are those in which the sum of any two valid code words is 
also a valid code word. In case of nonlinear code the above statement is not always true. 
2. Cyclic vs. Non-Cyclic ─ Cyclic code word are those in which shifting of any valid code word is 
also a valid code word. In case of non-circular code word the above statement is not always true. 
3.  Systematic vs. Nonsystematic─ Systematic codes are those in which the actual information 
appears unaltered in the encoded data and redundant bits are added for detection and correction 
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of error. In non-systematic code the actual message does not appear in its original form in the 
code rather there exists one mapping method from the data word to code word and vice versa. 
4. Block vs. convolutional ─The block codes are those in which one block of message is 
transformed into on block of code. In this case no memory is required. In case of convolutional 
code a sequence of message is converted into a sequence of code. Hence encoder requires 
memory as present code is combination of present and past message. 
5.  Binary vs. Non binary ─Binary codes are those in which error detection and correction is done 
on binary information i.e. on bits. Hence after the error is located, correction means only flipping 
the bit found in error. In Non-binary code error detection and corrections are done on symbols, 
symbols may be binary though. Hence both the error location and magnitude is required to 
correct the symbol in error. 
1.3    Objective of this Thesis 
 
1. In communication system we need a good SNR vs BER performance and to do so we use Error 
correction and detection. Error Correcting is to re-structure and re-build bits to find the correct 
bits. Most notable performance of Error correction code is given by Block Error Correction codes 
which perform Block-by-Block basis. LDPC is a type of Block error correction codes which has 
SNR vs BER performance close to Shanon’s Limit. The main Objective of this thesis is to 
implement of LDPC codes using FPGA.  
2. In this thesis we will compare the characteristics curve between normal BPSK system in 
Gaussian channel with LDPC coded system in same environment .We will also study different 
characteristics of LDPC performance parameters and study their characteristics. 
3. Finally we will implement the LDPC codes using FPGA system using VHDL programming and 
then will study it’s performance behavior in comparison to theoretical values.  
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1.4   Organization of the Thesis 
 
The main goal of the Thesis is FPGA implementation of LDPC codes and for that we will start from 
LDPC performance then study it’s viability and finally we will go on to implement using VHDL 
programming. 
Chapter 1 deals with basics of error correction and detection schemes and classification of various FEC 
codes. 
Chapter 2 deals with, History of LDPC codes, it’s performance behavior and discussion of different 
types of Encoding and Decoding algorithms.  
Chapter 3 Discussion about the performance of algorithms used in the project for Encoding and 
Decoding and study it’s performance analysis using BER vs SNR curves. 
Chapter 4 is about implementation of LDPC codes using VHDL coding environment and studies its 
performance in comparison to theoretical values as obtained in Chapter 3. 
Chapter 5 is about Conclusion and future works.  
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Chapter 2 
Low-Density Parity-Check (LDPC) Codes  
                     
 
 Low-density parity-check (LDPC) codes are a class of linear block error correction codes (ECC) 
which provide near-capacity performance. They were invented by Robert Gallager in 1962 [1]. 
However, these codes were neglected for more than 30 years, since the hardware at that time could not 
attain the requirements needed by the encoding process. With the increased capacity of computers and 
the development of relevant theories such as the belief propagation algorithm and Turbo codes, LDPC 
codes were rediscovered by Mackay and Neal in 1996 [3] .In the last decade, researchers have made 
great progress in the study of LDPC codes due to technological advancement. 
           This chapter provides the basics for the study and practice of LDPC codes. We start with the 
concept of linear block codes and LDPC codes, as well as their representation, classification and degree 
distribution. Then, we briefly review construction techniques and an efficient encoding method for 
LDPC codes. Finally, the iterative decoding of LDPC codes which provides near-optimal performance 
and low decoding complexity is presented via simulation results.  
 
2.1 Basics of LDPC codes 
 
2.1.1 Linear block codes 
 
Assume that the message to be encoded is a k-bit block constituting a generic message m = (m1, m2… 
mk), that is one of 2k possible messages. The encoder takes this message and generates a codeword c = 
(c1, c2,... cn), where n > k; that is, redundancy is added. Besides block coding, convolutional coding is 
also a mechanism for adding redundancy in error correcting coding (ECC) techniques. 
Definition of linear block codes: A block code c is a linear code if the codewords form a vector subspace 
of the vector space Vn; there will be k linearly independent vectors that in turn are codewords, such that 
each possible codeword is a linear combination of them [11].This definition means that the set of 2k 
LDPC Codes 
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codewords constitutes a vector subspace of the set of words of n bits. A linear code is characterized by 
the fact that the sum of any two codewords is also a codeword.    
Generator matrix 
 Let c (n,k) be a linear block code and let (g1,g2, ….., gk)be k linearly independent vectors. Each 
codeword is a linear combination of them: 
                                   c = m1.g1 + m2.g2 +………. + mk. gk                                         (2.1) 
 
Unless stated otherwise, all vector and matrix operations are modulo 2. These linearly independent 
vectors can be arranged in a matrix called the generator matrix G: 
                                                      
                                                     
                                                     g1,1        g1,2       g1,3 ………….. g1,n  
                                                     g2,1        g2,2       g2,3 …………... g2, n 
                                                      ……………….......................... 
                     G =                  =       ……………………………….                    (2.2) 
                                                      ……………………………….. 
                                                      ……………………………….. 
                                                     gk,1        gk,2       gk,3 …………... gk,n 
 
                                                      
                                                
For a given message vector m = (m1,m2…mk), the corresponding codeword is obtained by matrix 
multiplication:  
 
 g1 
                                                            g2 
                c= m.G = (m1, m2,…mk).    g3      =m1g1+ m1g2+……+mkgk                      (2.3) 
                                                                                              . 
                                                                                              . 
                                                                                              gk                    
          
  
 
 
 
g1 
g2 
.
. 
gk 
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Parity-check matrix 
 The parity-check matrix H is an (n - k) x n matrix with (n -k) independent rows. It is the dual 
space of the code c, i.e. GHT = 0. 
 
                       h1                     h1,1   h1,2  h1,3  …………………. h1,n 
                       h2                      h2,1   h2,2  h2,3  …………………. h2,n 
                       .                 ……………………………………. 
              H=    .     =          ……………………………………                         (2.4) 
                       .                 ………………………………........ 
                      hn-k                    hn-k,1   hn-k,2  hn-k,3  …….……… hn-k,n                                                     
 
 
It can also be verified that the parity-check equations can be obtained from the parity check matrix H, 
i.e. cHT = 0. Hence, this matrix also specifies completely a given block code. 
 
2.1.1.1 Block Codes in Systematic form 
 The structure of a codeword in systematic form is shown in Fig. 2.1. In this form, a codeword 
consists of k message bits followed by (n-k) parity-check bits. 
 
   
  
                                   Figure 2-1 Systematic form of a codeword of a block code 
Thus, a systematic linear block code c(n, k) can be specified by the following generator matrix: 
 
                         1 0 0…………..0      p1,k+1 p1,k+2 ………… p1,n 
                         0 1 0…………..0      p2,k+1 p2,k+2 ………… p2,n 
                         0 0 1…………..0      p3,k+1 p3,k+2 ………… p3,n 
              G =     ….               ….       …..                     ……..                                    (2.5) 
                         …….           .....       .…..                    …….. 
                         .........   
                         0 0                   1      pk,k+1 p3,k+2 ………… pk,n 
                         Identity Matrix (k*k)    Parity Matrix (k*n-k)   
     k message bits          n-k parity bits 
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Which, in a compact notation, is G = [ Ik*k    Pk*(n-k)]. The corresponding parity-check matrix is given by 
H = [PT(n-k)*k    I(n-k)*(n-k) ] 
 
2.1.1.2 Decoding of linear block codes: 
 
 We can observe from Fig. 2.2 that as a consequence of its transmission through a noisy channel, 
a codeword could be received containing some errors. The received vector can therefore be different 
from the corresponding transmitted codeword, and it will be denoted as r = (r1, r2,……,rn). An error 
event can be modeled as an error vector or error pattern e = (e1, e2, ……., en) where e = r + c 
 
Message                       Codeword                     Received                      Decoded 
                                                                      Codeword                   Message 
                
=\              
 
m=(m1,m2..mk)           c=(c1,c2..cn)                 r= (r1,r2…rn)                    m’=(m1’,m2’…mk’) 
 
                Figure 2-2 Diagram of a block coding system 
 
To detect the errors, we use the fact that any valid codeword should obey the condition cHT = 0. An 
error-detection mechanism is based on the above expression, which adopts the following form: s = r*HT, 
where s = (s1; s2, ….. sn) is called the syndrome vector. The detecting operation is performed over the 
received vector.  
 
 If s is the all-zero vector, the received vector is a valid codeword. 
 
 Otherwise, there are errors in the received vector. The syndrome array is checked to find the 
corresponding error pattern ej for j = 1, 2, ..., n and the decoded message is obtained by m'= r + ej . 
 
Linear 
Encoder 
Noisy 
Channel 
Linear 
Decoder  
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2.1.2 Definition of LDPC codes 
 
 LDPC codes are linear block codes that can be denoted as (n, k) or (n, wc, wr), where n is the 
length of the codeword, k is the length of the message bits, wc is the column weight (i.e. the number of 
nonzero elements in a column of the parity-check matrix), and wr is the row weight (i.e. the number of 
nonzero elements in a row of the parity-check matrix). 
There are two obvious characteristics for LDPC codes: 
 
 Parity-check 
LDPC codes are represented by a parity-check matrix H, where H is a binary matrix that, must 
satisfy cHT = 0, where c is a codeword. 
 Low-density 
H is a sparse matrix (i.e. the number of ‘1’s is much lower than the number of '0's). It is the 
sparseness of H that guarantees the low computing complexity. 
2.1.3 Tanner graphs 
 
 Besides the general expression as an algebraic matrix, LDPC codes can also be represented by a 
bipartite Tanner graph, which was proposed by Tanner in 1981 [2]. 
            The Tanner graph consists of two sets of vertices: n vertices for the codeword bits (called variable 
nodes), and k vertices for the parity-check equations (called check nodes). An edge joins a variable node 
and a check node if that bit is included in the corresponding parity-check equation and so the number of 
edges in the Tanner graph is equal to the number of ones in the parity-check matrix. 
Cycle 
A cycle (loop) in a Tanner graph is a sequence of connected vertices which starts and ends at the same 
vertex in the graph, and which contains other vertices no more than once. The length of a cycle is the 
number of edges it contains. Since Tanner graphs are bipartite, every cycle will have even length [12]. 
Girth                                                                                                                                                       
The girth is the minimum length of the cycles in their Tanner graph. We will illustrate the cycle and 
girth by a simple example. Let H be the parity-check matrix of an irregular (10, 5) LDPC code: 
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                     v1    v2   v3   v4   v5   v6   v7 v8   v9   v10 
                c1  1   1   0   0   0   1   0   1   0   1 
                c2  0   1   1   0   0   1   0   0   1   0 
            H =c3  0   0   1   1   0   0   1   0   0   1                                     (2.6) 
                 c4  0   0   0   1    1   1   0   0   1  0 
                  c5   1   0   0   0   1   0   1   0   1   0             
  
The corresponding Tanner graph is illustrated in Fig. 2.3. For the LDPC code defined above, the path 
(c1→v8→c3→v10→p1) with the black bold lines is a cycle of length 4. This cycle is also the girth of 
this graph since it is the smallest cycle length. 
               This structure is crucial for the performance of LDPC codes. LDPC codes use an iterative 
decoding algorithm based on the statistical independence of message transitions between the different 
nodes. When there exists a cycle, the message generated from one node will be passed back to itself, 
thus negating the assumption of independence, so that the decoding accuracy is impacted. Therefore, it 
is desirable to obtain matrices with high girth values. 
                                                            Check Nodes 
 
                        c1                  c2                   c3                   c4                     c5 
 
                                
 
 
 
 
   
 
 
           v1           v2           v3          v4           v5          v6          v7         v8           v9           v10 
 
                                                        Variable Nodes 
 
                    Figure 2-3 Tanner graph corresponding to the parity check matrix H in (2.6)  
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2.1.4 Regular and irregular LDPC codes  
 
2.1.4.1 Regular codes  
The conditions to be satisfied in the construction of the parity-check matrix H of a binary regular LDPC 
code are:  
• The corresponding parity-check matrix H should have a fixed column weight wc.  
• The corresponding parity-check matrix H should have a fixed row weight wr.  
• The number of "l"s between any two columns is no greater than 1.  
 • Both wc and wr should be small numbers compared to the code length n and the number of rows in H.  
      Normally, the code rate of LDPC codes is R = 1- (wc/wr). 
 
 2.1.4.2 Irregular codes 
  
              An irregular LDPC code has a parity-check matrix H that has a variable wc or wr. In general, 
the bit error rate (BER) performance of irregular LDPC codes is better than that of regular LDPC codes 
[22]. 
2.1.4.3 Degree distribution  
 
     In general, we want the length L of each cycle to satisfy L ≥ 4, and L is a multiple of 2 [12]. 
The basic structure of an LDPC code is defined by its degree distribution [23], which are two 
polynomials that give the fraction of edges in the graph that are connected to the check-nodes and the 
variable-nodes, respectively. We call them degree distribution polynomials, denoted by 𝛾(x) and 𝜌(x), 
respectively.  
                                                          
 𝛾(x) = ∑ 𝛾𝑖𝑥
𝑖+1                                               
𝑑𝑣
𝑖=1
(2.7) 
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Where 𝛾𝑖 corresponds to the fraction of edges connected to variable nodes and dv denotes the maximum 
variable node degree. Similarly, 
                                                                
 𝜌(x) = ∑ 𝜌𝑖𝑥
𝑖−1                                               
𝑑𝑐
𝑖=1
(2.8) 
 
            Where 𝜌𝑖 corresponds to the fraction of edges connected to check nodes and dc denotes the 
maximum check node degree.                                             
2.2 Construction of LDPC codes  
 
 The most obvious method for the construction of LDPC codes is via constructing a parity-check 
matrix with the properties described in the previous section. A larger number of construction designs 
have been researched and introduced in the literature; for example, see [1] and [13]. LDPC code 
construction is based on different design criteria to implement efficient encoding and decoding, in order 
to obtain near-capacity performance. 
          Several methods for constructing good LDPC codes can be summarized into two main classes: 
random and structural constructions. Normally, for long code lengths, random constructions [7], [14] of 
irregular LDPC codes have been shown to closely approach the theoretical capacity limits for the 
additive white Gaussian noise (AWGN) channel. Generally, these codes outperform algebraically 
constructed LDPC codes. But because of their long code length and the irregularity of the parity-check 
matrix, their implementation becomes quite complex. 
           On the other hand, for short or medium-length LDPC codes, the situation is different. Irregular 
constructions are generally not better than regular ones, and graph-based or structured constructions can 
outperform random ones [15]. 
          Structured constructions of LDPC codes can be decomposed into two main categories. The first 
category is based on finite geometries [7], while the second category is based on circulant permutation 
matrices. In this thesis, we will focus on the second category and study a fast efficient encoding 
algorithm based on a matrix having an approximate triangular form [7], [16], which has been adopted 
in the WiMAX standard. 
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2.2.1 Gallager codes  
The original LDPC codes presented by Gallager [10], [11] are regular LDPC codes and are defined by 
a banded structure in H. Let 
                                            H1 
                                            H2 
 . 
                                  H=       .                                                                       (2.9) 
                                                                  Hwc 
          Where the sub matrix Hi has the following structure: for any integers µ and wr that are greater 
than 1, each sub matrix Hi  is µ x wr  with row weight wr and column weight 1. For sub matrix H1 the i
th 
row (i = 1,2,... , µ) contains all of its wr 1 's in columns (i - 1) wr + 1 to wr. The other sub-matrices are 
simply column permutations of H1. It is easy to show that H is regular with fixed row and column 
weights wr and wc, respectively. The absence of 4 cycles in H is not guaranteed, but they can be avoided 
via computer design of H [1], [17]. 
2.2.2 Quasi-cyclic (QC) LDPC codes  
Compared with randomly constructed LDPC codes, the quasi-cyclic (QC) LDPC codes are a category 
of structured constructions with girth of at least 6 which can be encoded in linear time with shift registers. 
QC-LDPC codes are well known for their low encoding complexity and low memory requirement, while 
preserving a high error correcting performance [18]. 
          The QC-LDPC codes are characterized by their parity-check matrix consisting of small square 
blocks which are zero matrices or circulant permutation matrices [16], [18]. Assume that a QC-LDPC 
code has column-size n and row-size m that are multiples of an integer q. Let Pi be the q x q circulant 
permutation which shifts the identity matrix I to the right i times for any integer i, 0 < i < q. For 
simplicity of notation, P∞ denotes the all-zero matrix.                   
  Let the parity-check matrix H be the mq x nq matrix defined by 
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                             Pa11
  Pa12
 …………... Pa1(n-1)  Pa1n                       
                             Pa21
  Pa22
 …………... Pa2(n-1)  Pa2n                       
                             ………………………………... 
                  H=      …………………………………                               (2.10) 
                             Pam1
  Pam2
 …………..Pam(n-1) Pamn                  
 
 
Where ai,j  ∈ {0,1,…….q-1,∞} .H has full rank, its codeword size is N = nq and information bit size is M 
= (n-m)q. Therefore, its code, rate is given by   
 
                        R= 
𝑞𝑛−𝑞𝑚
𝑞𝑚
 = 
𝑛−𝑚
𝑚
 = 1- 
𝑚
𝑛
                                          (2.11) 
Thus, we can obtain larger size block LDPC codes by increasing the size of the circulant permutation 
matrices Pi which are element matrices of H. Hence, this method enables an efficient implementation of 
the encoder. The required memory for storing the parity-check matrix of the QC-LDPC codes can be 
reduced by a factor 1/q, as compared to randomly constructed LDPC codes. 
2.3 Encoding of LDPC codes  
 Regardless of their many advantages, the encoding of LDPC codes can be an obstacle for their 
commercial applications, since they have high encoding complexity and encoding delay. The encoding 
for LDPC codes basically comprises two tasks:  
• Construct a sparse parity-check matrix. 
• Generate codewords using this matrix. 
2.3.1 Conventional encoding based on Gauss-Jordan elimination  
 
 The conventional encoding algorithm is based on Gauss-Jordan elimination and re-ordering of 
columns to calculate the codeword. Similar to the general method of encoding linear block codes, Neal 
has proposed a simple scheme [19]. For a given codeword c and an m x n irregular parity-check matrix 
H, we partition the codeword c into message bits, x, and check bits, p. 
                                          c = [x|p]                                                             (2.12) 
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After Gauss-Jordan elimination, the parity-check matrix H is converted to systematic form and then 
divided into an m x (n -m) matrix A on the left and an m x m matrix B on the right. 
                                 
                                         H = [A|B]                                                          (2.13) 
 
From the condition that for all code words cHT = 0, we have 
 
                                       AxT + BpT = 0                                                      (2.14) 
 
Hence, 
                                        pT=B-1AxT                                                                (2.15) 
  
So (2.15) can be used to compute the check bits as long as B is non-singular and not just when A is an 
identity matrix (H in a systematic form). In general, the parity-check matrix H will not be sparse after 
the pre-processing. Thus the complexity of conventional methods for the encoding of LDPC codes is 
high. 
2.3.2 Lower Triangular Based Encoding 
A first approach in (MacKay, Wilson, and Davey 1999) is to create a parity check matrix with an almost 
lower-triangular shape, as depicted on figure 2.4-(a). The performance is a little bit affected by the lower-
triangular shape constraint. Instead of computing the product c = uGT, the equation H.cT = 0 is solved, 
where c is the unknown variable. The encoding is systematic: 
                    
                                  {c1, · · · , cN−M} = {u1, · · · , uN−M}                         (2.16) 
 
The next M1 ci are recursively computed by using the lower-triangular shape: 
 
                  ci = −pci × (c1, · · · , ci−1)T, for i 𝜖 {N −M + 1, · · · ,N −M +M1}       (2.17) 
 
The last M − M1 ci , i  𝜖 {N − M + M1 + 1, · · · ,N} have to be solved without reduced complexity. Thus, 
the higher M1 is, the less complex the encoding is. In (Richardson and Urbanke 2001) T. Richardson 
and R. Urbanke propose an efficient encoding of a parity check matrix H. It is based on the shape 
depicted on figure 2.4-(b). They also propose some “greedy” algorithms which transform any parity 
check matrix H into an equivalent parity check matrix H’ using columns and rows permutations, 
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minimizing g. So H’ is still sparse. The encoding complexity scales in O(N + g2) where g is a small 
fraction of N. 
As a particular case the authors of (Bond, Hui, and Schmidt 2000) and (Hu, Eleftheriou, and 
Arnold 2001) construct parity check matrices of the same shape with g = 0. 
                                                  
                                                         
                                            
                                                                    N 
N − M g M − g 
 
                                                       M                          
 
                                                                                   
N 
Figure 2-4 Shape of parity check matrices for efficient encoding, by MacKay et al. (MacKay, Wilson, 
and Davey 1999) (a) and Richardson et. al. (Richardson and Urbanke 2001) (b) 
2.3.3 Other encoding schemes 
Iterative encoding 
 In (Haley, Grant, and Buetefuer 2002), the authors derived a class of parity check codes which 
can be iteratively encoded using the same graph-based algorithm as the decoder. But for irregular cases, 
the codes does not seem to perform as well as random ones. 
 
 
 
A B 
 
 
C D E 
0 
T 
0 
M 
M 1 
M − M 1 
N − M M 
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Low-density generator matrices 
 The generator matrices of LDPC codes are usually not sparse, because of the inversion. But if 
H is constructed both sparse and systematic, then: 
                        H = (P,IM) and G = (IN−M,Pt)                                              (2.18) 
Where G is a sparse generator matrix (LDGM) (Oenning and Moon 2001): they correspond to parallel 
concatenated codes. They seem to have high error floors (Mackay 1999) (asymptotically bad codes). 
Yet, the authors of (Garcia-Frias and Zhong 2003) carefully chose and concatenate the constituent codes 
to lower the error floor. Note that this may be a drawback for applications with high rate codes. 
Cyclic parity-check matrices 
The most popular codes that can be easily encoded are the cyclic or pseudo-cyclic ones. In (Okamura 
2003), a Gallager-like construction using cyclic shifts enables to have a cyclic based encoder, like in 
(Hu, Eleftheriou, and Arnold 2001). Finite geometry or BIBDs constructed LDPC codes are also cyclic 
or pseudo-cyclic (Kou, Lin, and Fossorier 2001; Ammar et al. 2002; Vasic 2002). Table 1 gives a 
summary of the different encoding schemes. 
 
 
 
 
 
 
 
 
 
 
 
 
                    Table 1 Summary of the different LDPC encoding schemes 
Encoding scheme Description Comments 
Generator matrix 
product 
H ⇒ G ; c = uGt  Use sparse generator matrices 
(LDGM). Bad error 
floor 
Triangular system 
Solving 
Using Back-
Substitution as much 
as possible 
 High complexity post 
processing 
Iterative encoding Solve Hct = 0 using 
Sum-product 
algorithm 
the Such iterative encodable 
codes seem to have weak 
performance. 
Cyclic encoding Multiplications with a 
register 
shift  Few constructions 
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2.4   Iterative Decoding Algorithm 
2.4.1 Overview of Different Decoding Algorithms 
 In addition to introducing Low-Density Parity Check (LDPC) code in 1960[], Gallagar also 
developed a decoding algorithm that is near optimal and after that there has been many modifications to 
that algorithm and has been developed independently for different types of applications. The algorithm 
iteratively computes the distribution of variables in graph-based models and comes under different 
names depending upon applications. These algorithms are Sum-Product Algorithm (SPA), Belief 
Propagation Algorithm (BPA), and Message Passing Algorithm (MPA). All types of algorithm are types 
of “message-passing”. There are types which are modified versions of these types of algorithms such as 
Min-Sum Algorithm (MSA)   
        Much like optimal (maximum a posteriori, MAP) symbol by symbol decoding of trellis code we 
are interested in computing the a posteriori probability (APP) that a given bit in the transmitted 
codeword c= [c0 c1 c2 c3….cn-1] equals ‘1’, given the received word y= [y0 y1 y2 ….yn-1]. Without loss 
of generality, let us focus on the decoding of bit ci so that we are interested in computing the APP  
                                                      Pr(ci=1│y) 
 
or the APP ratio (also called the likelihood ratio, LR) 
 
                                   l(ci)≅
𝑃𝑟(𝑐𝑖=0│𝑦)
𝑃𝑟(𝑐𝑖=1│𝑦)
 
 
Later we will extend this to the more numerically stable computation of the log-APP ratio, also called 
as log-likelihood ratio (LLR) 
 
                                         l(ci)≅ 𝑙𝑜𝑔 (
𝑃𝑟(𝑐𝑖=0│𝑦)
𝑃𝑟(𝑐𝑖=1│𝑦)
)                     (2.19) 
 
Where here and in the sequel the natural logarithm is assumed 
                                                                                 
          The MPA for the computation of Pr(ci=1│y) , l(ci) is an iterative algorithm which is based on the 
code of tanner graph. Specifically, we imagine that the v-nodes represent processors of one type, c-
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nodes represent processors of another type, and the edges represent message paths. In one half iteration, 
each v-node processes its input message and passes its resulting output messages up to neighboring c-
nodes (two nodes are said to be neighbors if they are connected by an edge). The information passed 
concerns Pr(c0=b│input messages), b  ∈ {0,1}, the ratio of such probabilities. In the figure 2.5 the 
information passed to c-node v2 is all the information available to v-node c0 from the channel and through 
the neighbors, excluding c-node v2 ; that is only extrinsic information is passed . Such extrinsic 
information ‘mij’ is computed for each connected v-node/c-node pair ci / vi at each half iteration 
                                          v0               v1                v2 
                                                    
 
 
                          
 
                                                                             c0      
   Figure 2-5 Sub graph of a tanner graph; Arrows indicate message passing between c-node to v-node 
In the other half iteration, each c-node processes its input messages and passes its resulting output 
messages down to its neighboring v-nodes. As previous case only extrinsic message is passed to v-node. 
Such extrinsic information is computed for each connected c-node/v-node pair vj/ci at each half iteration. 
                                                                             v1 
 
 
 
 
 c0             c1            c2            c3 
          Figure 2-6 Sub graph of Tanner graph, showing message passed from c-node to v-node 
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After prescribed number of iterations or after some stopping criteria has been met, the decoder computes 
the AAP, LR or LLR and the decision on the bits ci are made. The stopping criteria include verifying the 
codeword for validation cHT=0 , where c is a code-word. 
       The MPA assumes that the messages passed are spastically independent throughout the decoding 
process. When the yi are independent, this independence assumption would hold true id the Tanner graph 
possessed no-cycles. Still if we can avoid the length 4-cycle we can see that message passing algorithm 
is showing effectiveness. The cycle of an H-matrix is called as girth of the matrix called as girth. We 
will now proceed to discuss about individual algorithms and their application in to different channels 
like BSC channels, BEC channels, BI-AWGN channels and study their algorithm. 
2.4.2 Probability-Domain SPA Decoder 
 
We start by introducing some notation  
 
Vj: V-nodes connected to check-node ‘vj’ 
      
Vj\i: V-nodes connected to check-node ‘vj’\ v-node ‘cj’ 
   
Ci= c-nodes connected to v-node ci 
 
Ci\j= c-nodes connected to v-node ci\c-node vj 
 
Mc(~𝑗))=Messages from all check-node except node vj 
 
Mv(~𝑖))=Messages from all variable-node except node ci 
 
Pi=Pr(ci=1│yi) 
 
Si=Event that the check equations involving ci are satisfied 
 
qij(b)=Pr(ci=b│Si , yi , Mc(~𝑗)), where b ∈ {0,1}. For the APP algorithm presently under consideration 
mij=qij(b); for the LR algorithm , mij =qij(0)/qij(1); and for the LLR algorithm mij =log[qij(0)/qij(1)]. 
rji(b)=Pr(check equation fj is satisfied │ci =b , Mv(~i), where b ∈ {0,1}. For the APP algorithm presently 
under consideration mji=rji (b); for the LR algorithm mji = rji(0)/rji(1);and for the LLR algorithm
 mji=log[rji(0)/rji(1)]. 
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Note that messages qij(b), while interpreted as probabilities here , are random variables(rv) as they are 
functions of rv yi  and other messages which are themselves rv. Similarly by virtue of the message 
passing algorithm, the messages rji(b) are rv. 
         Consider now the form of qij(0) which , given our new notation and the independence assumption 
, we may express as (see Fig 2.7) 
  
                                 qij(0) = Pr (ci=0│yi ,Si ,Mc (~𝑗)) 
                                      
                                               = (1-Pi)Pr (Si │ci=0 ,yi ,Mc(~𝑗))/Pr(Si)) 
                                                                                
              = 𝐾𝑖𝑗(1 − 𝑃𝑖) ∏ 𝑟𝑗’𝑖(1)
𝑗′∈ 𝐶𝑖 \𝑗
                              (2.20) 
Where we used Bayes’ rule twice to obtain the second line and the independence assumption to obtain 
the third line 
                 𝑞𝑖𝑗 (1) = 𝐾𝑖𝑗𝑃𝑖 ∏ 𝑟𝑗’𝑖(1)
𝑗′∈ 𝐶𝑖 \𝑗
                                        (2.21)                
 
The constraints Kij are chosen to ensure that qij(0)+ qij(1)=1. 
 
                                                            vj                              rji(b) 
                      
                                                                   
                                                                        qij(b) 
 
 
 
                                                              ci 
 
 
                                                                                                          yi 
 
             Figure 2-7 Illustration of message passing half-iteration for the computation qij (b) .  
 To develop an equation for rji(b) ,we need the following result 
Result 1 Gallagar considered a sequence of M independent binary digits ai for which Pr(ai=1)=pi. Then 
the probability that {𝑎𝑖}𝑖=1
𝑀  contains an even number of ‘1’s is  
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 1
2
+
1
2
∑(1 − 2𝑝𝑖)
𝑀
𝑙=𝑖
                                                 (2.22) 
Proof: Induction on M 
 
In view of this result, together with the correspondence pi↔qij(1),we have (see Fig 2.8) 
    
                                                      
                                                  𝑟𝑗𝑖(0) =
1
2
+
1
2
∑ (1 − 2𝑞𝑖′𝑗(1))
𝑀
𝑖′∈ 𝑉𝑗\𝑖
                              (2.23) 
Since, when ci=0 the bits must contain even number of ‘1’s to check equation vj to be satisfied. Clearly, 
                                                   rji(1)=1-rji(0)                                                 (2.24) 
            
                                                             vj 
                     
                                                                     rji(b) 
                            
                                       qij(b)                ci 
              Figure 2-8 Illustration of message passing half –iteration for the computation of rji(b) 
The MPA of the computation of the APP’s initialized by setting qij(b)= Pr(ci=b │yi) for all i,j for which 
hij=1 , where yi represents channel symbol that is actually received. Now we will consider some channel 
cases. 
BEC Channel:  
In this case, yi ∈ {0,1,E} where E is the erasure symbol , and we define 𝛿 = 𝑃𝑟(𝑦𝑖 = 𝐸 │𝑐𝑖 = 𝑏) to be 
the erasure probability. Then it is easy to see that  
                                  𝑃𝑟(𝑐𝑖 = 𝑏│𝑦𝑖) = {  
1 𝑤ℎ𝑒𝑛 𝑦𝑖 = 𝑏 
0 𝑤ℎ𝑒𝑛 𝑦𝑖 = 𝑏
𝑐
1/2 𝑤ℎ𝑒𝑛 𝑦𝑖 = 𝐸
                            (2.29) 
           Where bc represents compliment of b 
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BSC Channel: 
 In this case, yi ∈ {0, 1} and we define ∈ = Pr(yi=bc│ci=b) to be the error probability. Then it is obvious 
that  
                                           𝑃𝑟(𝑐𝑖 = 𝑏│𝑦𝑖) = {  
1−∈  𝑤ℎ𝑒𝑛 𝑦𝑖 = 𝑏 
∈  𝑤ℎ𝑒𝑛 𝑦𝑖 = 𝑏
𝑐                                (2.30)  
Bi-AWGN Channel:  
 For Bi-AWGN case we can easily show that the error probability that. 
                                 𝑃𝑟(𝑐𝑖 = 𝑏│𝑦𝑖) = [1 + 𝑒𝑥𝑝(−2𝑦𝑥/𝜎
2)]−1                         (2.31) 
Summary of the Probability-Domain SPA Decoder 
1. For i=0,1…..n-1, set Pi=Pr(ci=1│yi) where yi  is the i-th received channel symbol. Then set 
qij(0)= 1-Pi and qij(1)= Pi  for all i,j for which hij =1. 
 
2. Update {rji(b)} using equations (2.23) and (2.24). 
 
 
3. Update {qji(b)} using equations (2.20) and (2.21). Solve for constant Kij. 
 
4. For i=0,1,…..,n-1 ,compute  
                                               
             
                   𝑄𝑖(0) = 𝐾𝑖(1 − 𝑃𝑖) ∏ 𝑟𝑗𝑖(0)
𝑗∈𝐶𝑖
                                           (2.32) 
                                  
and  
                              𝑄𝑖(1) = 𝐾𝑖(𝑃𝑖) ∏ 𝑟𝑗𝑖(1)
𝑗∈𝐶𝑖
                                           (2.33)   
                             
 
Where the constants Ki are chosen so that Qi(0) + Qi(1)=1  
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5. For i=0,1,2…n-1  set 
                                      𝑐𝑖 =  {
 1  𝑖𝑓  𝑄𝑖(1) >  𝑄𝑖(0)
0                           𝑒𝑙𝑠𝑒
 
 
 
6. If cHT=0  , then c is the valid code word else go to step 2  
 
2.4.3 Log-Domain SPA Decoder: 
 In case of probability domain SPA decoder, mostly multiplication is involved, but in case of log domain 
decoder multiplication is replaced with addition as log-function is used instead of normal function, hence 
complexity of implementation reduces. Now we will declare some of the LLRs. 
       
                                               𝐿(𝑐𝑖) = log (
𝑃𝑟(𝑐𝑖=0│𝑦𝑖)
𝑃𝑟(𝑐𝑖=1│𝑦𝑖)
)    
    
                                               𝐿(𝑟𝑗𝑖) = log (
𝑟𝑗𝑖(0)
𝑟𝑗𝑖(1)
)       
 
                                               𝐿(𝑞𝑖𝑗) = log (
𝑞𝑖𝑗(0)
𝑞𝑖𝑗(1)
)       
                                             
                                                𝐿(𝑄
𝑖
) = log (
𝑄𝑖(0)
𝑄𝑖(1)
)       
 
The initialization steps for the three channels under consideration will now be  
  
                                            𝐿(𝑞𝑖𝑗) = 𝐿(𝑐𝑖) = {
+∞ , 𝑦𝑖 = 0
−∞, 𝑦𝑖 = 1
0, 𝑦𝑖 = 𝐸
  (BSC)                         (2.34) 
 
                                            𝐿(𝑞𝑖𝑗) = 𝐿(𝑐𝑖) = (−1)
𝑦𝑖 log(
1−∈
∈
)   (BEC)                    (2.35) 
 
                       
                                             𝐿(𝑞𝑖𝑗) = 𝐿(𝑐𝑖)= 2yi/𝜎
2                                               (2.36) 
 
For step 1, we first replace rji(0) with 1-rji(1) in equation (2.24) and rearrange it as  
                                               
             1 − 𝑟𝑗𝑖(1) = ∏ (1 − 2𝑞𝑖′𝑗(1)) 
𝑖′𝜖𝑉𝑗
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Now using the fact that  tanh [
1
2
𝑙𝑜𝑔(𝑝0/𝑝1] = p0-p1=1-2p1,  we may rewrite the equation above as  
  
                                        𝑡𝑎𝑛𝑛ℎ (
1
2
𝐿(𝑟𝑗𝑖)) = ∏ (
1
2
𝐿(𝑞𝑖′𝑗))                                 (2.37)
𝑖′𝜖𝑉𝑗\𝑖
 
   
The problem with these expressions is that we are still left with a product and the complex tanh function. 
We can remedy this as follows .First factor 𝐿(𝑞𝑖′𝑗) in to its sign and magnitude. 
                                                   ( )ij ij ijL q     
         ( )ij ijsign L q      
         ( )ij ijL q   
So that 4.9 can be rewritten as 
     
     ' '
' \ ' \
1 1
tanh( ( )) . tanh( )
2 2
j j
ji i j i j
i V i i V i
L r  
 
    
                            
We then have 
     
                                                    1' '
' '
1
( ) .2 tanh tanh( )
2
ji i j i j
i i
L r  
 
  
 
     
                      1 1' '
' '
1
.2 tanh log log tanh( )
2
i j i j
i i
  
 
  
 
   
                1 1' '
''
1
.2 tanh log log tanh( )
2
i j i j
ii
  
 
  
 
  
                 ' '
' \' \
.
jj
i j i j
i V ii V i
   

 
  
 
 
  
Where we defined 
                                               
1
( ) log tanh / 2 log
1
x
x
e
x x
e

 
        
 
and used the fact that 
1( ) ( )x x    when 0x  . The function is fairly well behaved, as shown in Fig.7, 
and so many are implemented by a look up table. 
For Step 2, we simply divide equation (4.1) by (4.2) and take the logarithm of both sides to obtain 
LDPC Codes 
 
29 
 
                                   
'
' \
( ) ( ) ( )
i
ij i j i
j C j
L q L c L r

          
 Step 3 is similarly modified so that 
         
'
'
( ) ( ) ( )
i
i i j i
j C
L Q L c L r

    
 Summary of Log-Domain SPA Decoder 
1. For 0,1,....., 1i n  , initialize ( )ijL q  according to (4.8) for all ,i j for which 1ijh   
2. Update  ( )jiL r using equation (4.10) 
3. Update  ( )jiL q using equation (4.11) 
4. Update  ( )iL Q  using equation (4.12) 
5. For 0,1,....., 1i n  , set  
   
                                            ?̂?𝑖 = {
1 𝑖𝑓 𝐿 (𝑄𝑖) < 0
0                 𝑒𝑙𝑠𝑒
 
 
If ?̂?𝑖𝐻
𝑇 = 0 or the number of iterations equals the maximum limit, stop; else, go to step 2. 
Remark. This algorithm can be simplified further for the BEC and BSC channels since the initial LLRs 
(see (4.8)) are ternary in the first case and binary in the second case. See the discussion of the min-sum 
decoder below. 
2.4.4. Reduced Complexity Decoders 
 
It should be clear from the above that the log-domain SPA algorithm has lower complexity and is more 
numerically stable than the probability-domain SPA algorithm. We know present decoders of lower 
complexity which often suffer only a little in terms of performance. The degradation is typically on the 
order of 0.5, but is a function of the code and the channel as demonstrated in the example below. 
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2.4.4.1. The Min-Sum Decoder 
 
Consider the update equation (4.10) for  ( )jiL r  in the log-domain decoder. Note from the shape of 
( )x that the term corresponding to the smallest ij in the summation dominates, so that  
 
                       ' '
'
'
( ) ( (min ))i j i j
i
i
     
 
 
 
  
 
                                    
'
' \
min
j
i j
i V i


  
 
Thus, the min-sum algorithm is simply log-domain SPA with Step 1 replaced by 
 
 
                                    
' '
' \
' \
( ) min
j
j
ji i j i j
i V i
i V i
L r  


   
 
It can also be shown that, in the BI-AWGNC case, the initialization 
2( ) 2 /ji iL q y   may be replaced 
by ( )ji iL q y when the min-sum algorithm is employed. The advantage, of course, is that knowledge of 
the noise power 
2 is unnecessary in this case. 
Concluding Remarks on LDPC codes 
Low density parity check codes are studied for a large variety of application, much as turbo-codes, 
trellis-codes and other codes were when they were first introduced to the coding community. As 
indicated above LDPC codes have advantage over turbo codes as  
1. They allow parallelizable decoder. 
2. They are more amenable to high rates. 
3. They generally possess a lower error rate floor. 
4. They require no interleavers in encoder and decoder. 
     The disadvantage of LDPC codes are 
1. Most LDPC codes have complex encoders. 
2. Connectivity among the decoder component will be tedious task. 
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Applications of LDPC codes: 
1. LDPC code is used in current Broadcasting standard called DVB-S2. 
2. LDPC is a strong candidate for Wi-Max standard. 
3. LDPC can be used along with RS-codes for OFDM application for high data rates. 
4. LDPC is a strong candidate for future communication standards such as 4G or 5G as error correcting 
code. 
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Chapter 3   
LDPC coded Communication System 
  
3.1 LDPC based Communication System 
In this project we have taken a BPSK base AWGN channel in which as encoding process LDPC is used. 
The Block diagram of the system can be shown as below. 
  
 
 
I/P                                                                                                                                                        O/P 
                              Figure 3-1 LDPC Coded BPSK Modulation in AWGN Channel 
 We will transmit random bits and first it will be modulated through BPSK channel and then it is LDPC 
encoded and then transmitted through AWGN channel and de-modulated through BPSK demodulator 
and then through LDPC Decoder the output is obtained. 
3.2 LDPC Encoder 
A low-density parity-check (LDPC) code is defined by a parity- check matrix that is sparse. A regular 
(n,k) LDPC code is defined by an (n- k) × n parity-check matrix with n- block length of the code and k 
information bits generated by the binary source. There are kinds of LDPC codes regular and irregular, 
irregular performs better than regular but regular codes are easy to implement. We will take a special 
case of LDPC codes as cyclic codes which is used to construct the parity check code and study the 
behavior. 
3.2.1 Construction of Parity check Matrix 
Construction of parity check matrix is the important part of Encoding process. We have used the block-
circulant LDPC code construction for creating parity check matrix. The main advantage for circulant 
code is at par error correcting performance and well-structured decoder architectures. We define a 
circulant as a square binary matrix where each row is constructed from the previous row by a single 
BPSK  
Modulation 
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right cyclic shift; we do not require that each row has Hamming weight 1. An rT × nT parity check 
matrix H can be constructed by concatenating r × n sparse circulants of size T ×T. The density of each 
circulant matrix is indicated by the corresponding value in an r × n base matrix H base. The Tanner 
graph corresponding to this matrix is called a protograph [7]. Entries greater than 1 in the base matrix 
correspond to multiple edges in the protograph. Base matrices can be expanded into block-circulant 
LDPC codes by replacing each entry in H base with a circulant containing rows of the specified 
Hamming weight; the resulting codes are quasi-cyclic. Alternatively, they can be expanded into less 
structured codes by replacing each entry with a sum of arbitrary permutation matrices weight; the 
resulting codes are quasi-cyclic. Alternatively, they can be expanded into less structured codes by 
replacing each entry with a sum of arbitrary permutation matrices. 
                             Protographs for our AR3A and AR4A codes of rate ½ are shown in Figures 3.2(a) and 
(b) , and we use these as examples throughout the paper. Squares are parity check nodes and circles are 
variable nodes, where the solid circles represent transmitted symbols and the open ones are punctured. 
These designs were derived from a three step encoding procedure: accumulate, repeat-by-3 (or 4), and 
accumulate [8]; hence their names. Each protograph describes a 3×5 block-circulant parity check matrix, 
and the number of parallel edges shows the degree of the corresponding circulant.  
                             In practice, these protographs cannot be directly expanded into block-circulant codes 
without introducing low weight codewords, regardless of the choice of circulants. A practical solution 
is to expand the protographs twice, first with small permutation matrices, such as of size 4×4 or 8×8, 
and then with circulants to build the full code. The result is a parity check matrix such as the one shown 
in Figure 3 for a very small AR4A code, where each nonzero entry in the matrix is represented by a dot. 
This code was constructed by putting the AR4A protograph variable nodes in the order (4, 2, 1, 5, 3) 
and check nodes in order (A, B, C) as demarcated by the solid lines, expanding with 4×4 permutations, 
and then expanding with 16×16 circulants. The resulting 12×20 block-circulant structure is emphasized 
by dotted lines. 
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(a)                                                                          (b) 
                          Figure 3-2 (a) AR3A Protograph   (b) AR4A protograph 
An encoder for any (N, K) LDPC code can be built from an erasure correcting decoder. A set of K 
linearly independent variable nodes are selected as the systematic symbols, and these are initialized with 
the K information bits to be encoded. If there are no stopping sets, then the remaining N −K parity 
symbols are computed iteratively with the standard erasure correcting algorithm. Because the known 
symbol positions are known a priori, the existence of stopping sets is also known. This method is 
equivalent to Richardson and Urbanke’s low complexity encoding algorithm [9] when their variable g 
= 0 If H has full rank R = N −K, and this iterative encoding method succeeds, then each of the N − K 
parity check equations is solved exactly once to determine one of the N−K unknown parity symbols. 
For a check equation with d terms, d − 2 exclusive-OR operations are required. Thus, iterative encoding 
requires exactly E − 2R exclusive-OR operations, where E is the number of nonzero elements in H. For 
an arbitrary LDPC code, the scheduling of these computations can be complex; for block-circulant 
codes, they can be performed in well organized groups of T operations. The amount of memory required 
in such a decoder varies depending on the code structure; it is sufficient to store all N code symbols. We 
illustrate these ideas with the AR3A and AR4A code examples. When the rows and columns of the 
AR4A base matrix are reordered as (B, A, C) and (4, 2, 3, 1, 5), we get, 
                                             H=[
2 3 1
0 0 2
0 1 3
    
0 0
1 0
0 2
] 
Iterative encoding begins by applying the kT = 2T information symbols to the first two columns in the 
base matrix. The first row of T check equations can be solved in parallel to determine the third column 
of code symbols, and then the next row can be solved to determine the fourth column. The 2 in the lower 
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right corner means that each remaining check equation has two unknowns, and iterative encoding is 
halted by the stopping set. However, note that this parity check matrix is not full rank: the sum of the 
first T and last T rows of H is the all-zero vector, independent of the circulants chosen. This means that 
one of the remaining T undetermined code symbols can be assigned an additional information bit, and 
iterative encoding now completes successfully, operating (in a permuted order) as an accumulator of 
length T. 
 
Figure 3-3 H Matrix used for Performance Study 
3.2.2 Encoder hardware Implementation 
Encoder of the block-circulant matrix is implemented using shift registers and cyclically shifting row 
after row. This implementation is extremely similar to a set of n−k encoders for recursive convolutional 
codes, each of constraint length T. With the switches set as drawn, the k message bits are fed through 
the encoder one at a time, and the registers are updated and shifted once per bit. Then the switches are 
changed and the contents of the registers are sequentially read out as the parity portion of the codeword  
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                             Figure 3-4 Structure of Circulant Encoder using Shift Register 
 
3.3 LDPC Decoder: 
Decoder is the most important part of LDPC system as it is required to correct bits in the block if there 
is any and give back. LDPC decoder is based under many algorithm that has been already discussed in 
chapter 2 and for Matlab simulation we have used SPA (Sum Product Algorithm) algorithm. 
3.3.1 Sum Product Algorithm 
As per the algorithm discussed in chapter 2, sum product algorithm is about calculate LLR, transmit and 
passing in between variable nodes and check nodes till the iteration is achieved or valid code word is 
obtained. 
The sum product algorithm consists of the following steps. With the the input the LLRs for the a priori 
message probabilities, the parity check matrix H and the maximum number of allowed iterations Imax. 
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3.3.2.2 Steps for Sum Product Algorithm 
Initialise 
Set 𝑄𝑖𝑗 = 𝜆𝑗, this initialises the check nodes with the a priori message probabilities. 
Update Check Messages 
For each check node j, and for every bit node associated with it j compute: 
                                            
𝑅𝑖𝑗 = 2 𝑡𝑎𝑛𝑛ℎ
−1 ∏ tanh (
𝑄𝛼𝑗
2
𝛼𝜖𝑉(𝑗),𝛼≠𝑖
)                        (3.1) 
Test for Valid Codeword 
 
Make a tentative decision on codeword 
                                                                                            
                 𝐿𝑖 = 𝜆𝑗 + ∑ 𝑄𝛼𝑗
𝑗𝜖𝑐(𝑗)
                                      (3.2) 
                           
                                                                 c={
1 𝑖𝑓       𝐿𝑖 ≤ 0 
0 𝑖𝑓       𝐿𝑖 > 0
 
 
If number of iterations is Imax or a valid codeword has been found (cHT = 0) then finish 
 
Update Bit Messages 
 
 For each bit node j, and for every check node associated with it j compute: 
                                                                    
             𝑄𝑖𝑗 = 𝜆𝑗 + ∑ 𝑅𝛼𝑗[𝑘 − 1]
𝑗𝜖𝑐(𝑗)
                        (3.3) 
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     Figure 3-5 State Machine for SPA [23] 
 
 
                                                                         
 
 
3.3 Performance of LDPC System 
In this section, we will evaluate the LDPC codes specified in the WiMAX standard by performing 
simulations assuming binary phase-shift keying (BPSK) modulation over additive white Gaussian noise 
(AWGN). The iterative Sum-Product Algorithm (SPA) decoder is used for decoding. It terminates when 
either a valid codeword is found or the maximum of 50 iterations is reached. These simulations have 
been carried out using MATLAB and the parameters used in the simulation are shown in Table 2. 
 
Modulation BPSK 
Channel AWGN 
LDPC Codes Rate (1/2) 
Encoding  Circulant Encoder(R-U Method) 
Decoding SPA 
Maximum No. Of Iteration 50 
 
           Table 2 Characteristic of LDPC System under consideration 
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3.3.1 Performance over an AWGN channel  
We have taken a normal BPSK system and compared it with a LDPC coded BPSK system and it’s 
performance in Matlab is plotted below  
 
Figure 3-6 Normal BPSK vs. LDPC Coded BPSK System 
Observations: 
1. LDPC coded System performs better than normal BPSK system. 
2. LDPC system is having at least 5dB performance improvement. 
3.3.2 Different Rates of LDPC and their Performance review 
We have taken different rates of ‘H’ matrix and compared their performance to find out what is the 
impact of rates on BER performance. 
 
Figure 3-7 BER performance curve for Different rates of H matrix 
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Observations: 
1. With the rate of the matrix decreasing the performance seems to be decreasing. 
2. There are kind of 1-2 dB performance difference between various kinds of rates of H. 
3.3.3 Performance Observation with different number of Iteration 
No. of iteration is an important consideration while decoding. Because as with increasing no. of 
iterations error floor converges and attains a good performance. With increasing iteration it is obvious 
that timing of decoding increases with no. of iteration, hence we have to find an trade-off between 
number of iteration and SNR performance. 
We have plotted 4 different plots for 4 types of iteration for constant parity matrix, girth and rate of 
decoding. 
            
                (No. Of Iteration 10)                                             (No. Of Iteration 20)                                                                           
                 
               (No. Of Iteration 50)                                                (No. Of Iteration 100) 
            
           Figure 3-8 LDPC coded System with 2048X4096 matrix with varying no. of Iteration. 
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Observation: 
1. With increasing no. of Iteration the BER vs SNR curve is becoming smoother and better BER 
performance. 
2. The time of Decoding is going up with increasing no. of iterations. 
3. For better SNR performance we have to compromise with timing constraint. 
3.3.4 Time of decoding for different types of code for different kind of Rate 
The simulation results show that the LDPC codes are one powerful class among the LDPC codes for 
FEC. We can conclude that these LDPC codes can achieve a better error performance with a greater 
code length and maximum number of iterations while sacrificing the output delay, since the larger the 
maximum number of iterations is set, the longer the decoding process will last. We will now do the 
VLSI implementation of the LDPC codes in FPGA and study it’s behavior in detail.  
 
We will study the time of iterations and the total time for decoding to study the time taken for the decoder 
for total decoding. 
 
From the table 3 it is observed that 
 
1. With increasing number of iteration the time of decoding is increasing. 
2. With rate of H matrix increasing the timing is increasing. 
3. With more message bit the time taken for decoding is also increasing steadily. 
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Message Bit Rate No. Of Iteration Time Taken 
(in second) 
 
 
 
 
 
8 
1/2 10 33.072028 
20 33.268106 
50 34.496226 
2/3 10 33.202228 
20 34.120415 
50 36.510296 
3/4 10 34.171052 
20 34.751116 
50 38.304744 
4/5 10 34.095604 
20 35.796721 
50 40.096659 
 
 
 
 
 
16 
 
 
1/2 10 38.968651 
20 40.090315 
50 45.944988 
2/3 10 39.419841 
20 42.915639 
50 47.264385 
3/4 10 42.786026 
20 46.830233 
50 51.582669 
4/5 10 43.015565 
20 47.082823 
50 56.399975 
 
 
 
 
 
 
64 
1/2 10 38.205363 
20 42.350193 
50 56.067338 
2/3 10 42.474863 
20 48.977386 
50 71.414107 
3/4 10 45.135953 
20 55.140872 
50 86.926654 
4/5 10 48.914682 
20 62.058402 
50 102.91186 
                                
                              Table 3 Time required for Decoding for various cases 
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Chapter 4  
FPGA Implementation of LDPC Code 
 
4.1 VHDL Basics 
VHDL is an acronym for VHSIC Hardware Description Language (VHSIC is an acronym for Very High 
Speed Integrated Circuits).It is a hardware description language that can be used to model a digital 
system at many levels of abstraction, ranging from the algorithmic level to the gate level [9]. 
Hardware description languages are especially useful to gain more control of parallel processes as well 
as to circumvent some of the idiosyncrasies of the higher level programming languages. The compilers 
often add latency to loops during compilation for implementation. This can be difficult to fix in the 
higher-level languages, though the solution may be quite obvious at the hardware description level. One 
particularly frustrating peculiarity is the implementation of multipliers. For all multiply commands, the 
complier requires three multipliers to be used, though typically one is sufficient. The compiler‘s 
multipliers also are intended for integers. For a fixed-point design, the decimal point must be moved 
after every multiply. This is much easier to implement at the hardware description level [1] 
                                        VHDL is a programming language that has been designed and optimized for 
describing the behavior of digital systems. VHDL has many features appropriate for describing the 
behavior of electronic components ranging from simple logic gates to complete microprocessors and 
custom chips. Features of VHDL allow electrical aspects of circuit behavior such as rise and fall times 
of signals, delays through gates, and functional operation to be precisely described. The resulting VHDL 
simulation models can then be used as building blocks in larger circuits using schematics, block 
diagrams or system-level VHDL descriptions for the purpose of simulation.  
  
                 VHDL is also a general-purpose programming language: just as high-level programming 
languages allow complex design concepts to be expressed as computer programs, VHDL allows the 
behavior of complex electronic circuits to be captured into a design system for automatic circuit 
synthesis or for system simulation. Like Pascal, C and C++, VHDL includes features useful for 
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structured design techniques, and offers a rich set of control and data representation features. Unlike 
these other programming languages, VHDL provides features allowing concurrent events to be 
described. This is important because the hardware described using VHDL is inherently concurrent in its 
operation. One of the most important applications of VHDL is to capture the performance specification 
for a circuit, in the form of what is commonly referred to as a test bench. Test benches are VHDL 
descriptions of circuit stimuli and corresponding expected outputs that verify the behavior of a circuit 
over time. Test benches should be an integral part of any VHDL project and should be created in tandem 
with other descriptions of the circuit. One of the most compelling reasons for learning VHDL is its 
adoption as a standard in the electronic design community. Using a standard language such as VHDL 
virtually guarantees that the engineers will not have to throw away and recapture design concepts simply 
because the design entry method chosen is not supported in a newer generation of design tools. Using a 
standard language also means that the engineer is more likely to be able to take advantage of the most 
up-to-date design tools and that the users of the language will have access to a knowledge base of 
thousands of other engineers, many of whom are solving similar problems. 
4.1.1 Capabilities of VHDL 
The following are the major capabilities that the language provides along with the features that 
differentiated from other hardware description language [18]. 
 The language can be used as an exchange medium between chip vendors and CAD tool users. 
Different chip vendors can provide VHDL description of their components to system designers. 
 The language can also be used as communication medium between different CAD and CAE 
tools. 
 The language supports hierarchy; that is a digital system can be modelled as a set of 
interconnected components. 
  The language supports flexible design methodologies: top-down, bottom-up, or mixed. 
 The language is not technology-specific, but is capable of supporting technology-specific 
features. It can also support various hardware technologies. 
  It supports both synchronous and asynchronous timing models. 
 Various digital modelling techniques, such as finite-state machine descriptions, algorithmic 
descriptions and Boolean equations, can be model using the language. 
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 The language is publicly available, human-readable, and machine-readable and above all, it is 
not proprietary. 
 It is an IEEE and ANSI standard; therefore model described using this language is portable. 
 The language supports three basic different description styles: structural, data flow and 
behavioral. A design may also be expressed in any combination of these three. 
 It supports a wide range of abstraction levels ranging from abstract behavioral descriptions to 
very precise gate-level descriptions. 
 Arbitrarily large designs can be modelled using this language, and there are no limitations 
imposed by the language on the size of design. 
 The language has elements that make large-scale design modelling easier. 
 Nominal propagation delays, min-max delays, setup and hold timing, timing constraints and 
spike detection can all be described very naturally in this language. 
4.2 VHDL Implementation of LDPC Encoder and Decoder 
 
4.2.1 LDPC Encoder 
 The LDPC Encoding is about multiplication of message matrix with generator matrix. For large codes, 
it is very difficult to implement an LDPC Encoder with higher matrix rate. The steps for Encoding are 
given below. 
 Step 1  
         Parity matrix (H) is selected from circulant encoding. The H matrix is of the form  
                                                          H=[-PT:In-k]                                                         (4.1) 
 Step 2  
         Generator matrix (G) is generated from the parity matrix as  
                                                          G=[Ik:P]                                                              (4.2) 
Step 3  
         Taking the message signal (m). The transmitted codeword(c) will be  
                                                          c=mG                                                                  (4.3) 
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  H is a sparse matrix of rate (1/2).Generally the H matrix is of the form 2048X4096 .Then G matrix will 
be of the form 2048X4096, but practical implementation of such a big code is a cumbersome task as we 
need to write for each link between check node and variable node. For implementation purpose we have 
taken a small matrix (16X32) and the same can be repeated to implement big matrix of greater size. 
The ‘H’ matrix and ‘G’ matrix for implementation is given in sparse form as below. 
 
                   
 
 
 
 
 
 
                            (H-Matrix)                                                                  (G-Matrix) 
                            Figure 4-1 H and G Matrix used for VHDL implementation 
 
 
4.2.1.1 VHDL Implementation of Encoder 
The VHDL implementation involves multiplication of message matrix with Generator matrix (G).The 
generator matrix is of 16X32 dimension, so the message dimension will be of 16 bit. We will use matrix 
multiplication between message stream and generator matrix. We have taken a Xilinx XC3S500E FPGA 
(Spartan 3E) board for implementation of the Encoder. 
Step 1 
Taking the required number of registers for storing the Generator matrix. Here we require 16, 32-bit 
registers to store the 16X32 matrix. 
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Step 2 
Write the matrix multiplication between message matrix (1X16) and generator matrix which is a 
combination of ‘AND’ & ‘OR’ gates. 
Step 3 
We will transmit the message (m) bits through “Test Bench”. 
Step 4 
The output is now given out for transmission through the AWGN channel. 
Encoder Top Level Schematic: 
 
Figure 4-2 Top Level Schematic of Encoder 
I/O Bus in Encoder  
a (0:15): Message Input  -16 bit 
clock: Clock Signal       - 1 bit 
mo: Encoded Signal       -32 bit 
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Encoder RTL Schematic 
                
           (RTL Schematic)                                                      (RTL Schematic Zoomed) 
                                         Figure 4-3 RTL Schematic of Encoder 
Device Utilization 
The Encoder is implemented on Xilinx XC3S500E FPGA (Spartan 3E) board .The device utilization are 
as follows. 
 
 
Figure 4-4 Device utilization of Encoder Implementation (Spartan 3E) 
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4.2.2 LDPC Decoder 
 
The decoder we have implemented it using a Modified Sum Product Algorithm (MPSA) [20], which is 
an approximation algorithm in context with normal SPA algorithm. The modified SPA is used for 
implementation ease of the decoder.  
4.2.2.1 Modified SPA Decoder 
After the encoder output is 
transmitted through the AWGN 
channel the output is given to the 
decoder’s variable node. Let M(n) 
denote the set of check nodes 
connected to the symbol node n, that 
is, the position of ones in the nth 
column of H, and N(m) the set of 
symbol nodes participating in the m-
th parity-check equation, that is, the 
position of ones in the m-th row of H. 
In addition, M(n)\m represents the set 
M(n), excluding the m-th check node 
and N(m)\n the set N(m), excluding 
the nth symbol node. Furthermore, qn→m(x), x∈ [0, 1] is the message (i.e. the probability of being 0 or 
1) that the symbol node n sends to check node m, based on all the checks involving n except m .Similarly, 
rm→n(x), x∈ [0, 1] is the message (i.e. the probability of being 0 or 1) that the m-th check node sends to 
the n-th symbol node, based on all the symbols checked by m except n. By operating in the logarithmic 
domain, we define two log-likelihood ratio (LLR) values. 
                                        𝜆𝑛→𝑚(𝑢𝑛) ≜ 𝑙𝑛 (
𝑞𝑛→𝑚(0)
𝑞𝑛→𝑚(1)
)                                                (4.4) 
and                      
                                         Λ𝑛→𝑚(𝑢𝑛) ≜ 𝑙𝑛 (
𝑟𝑛→𝑚(0)
𝑟𝑛→𝑚(1)
)                                               (4.5) 
I/P Message 
I/P Message 
Check_Node 
Variable_Node 
 
         Figure 4-5 Tanner graph representation for SPA 
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Where 𝜆𝑛→𝑚 and Λ𝑛→𝑚 represents variable node update and check node update respectively .Now the 
SPA can be summarized in three steps. 
Step1 
Initialization:  
After transmission through the channel, compute the a posteriori probability of each symbol node ‘n’ as 
L (un)=Lcyn Assuming the AWGN channel with noise variance𝜎2, the reliability value is Lc = 2/𝜎2,. 
The initialization is done in every position (m, n) of the parity check matrix H, where Hm,n,=1 as 
                                             𝜆𝑛→𝑚(𝑢𝑛) = L (un)                                                       (4.6)           
                                             Λ𝑚→𝑛(𝑢𝑛) = 0                                                              (4.7) 
Step 2 
Iterative Process: 
Update the check-node LLR, for each m and for each n∈ N (m), as                                       
     
Λ𝑚→𝑛(𝑢𝑛) = 2 𝑡𝑎𝑛ℎ
−1 { ∏ 𝑡𝑎𝑛ℎ [
𝜆𝑛′→𝑚(𝑢𝑛′)
2
]
𝑛′∈𝑁(𝑚)/𝑛
}                              (4.8) 
Note that both the tanh and tanh-1 functions are monotonically increasing and have odd symmetry. Thus, 
the sign and the magnitude of the incoming messages (l) can be used in a simplified version, as 
   
Λ𝑚→𝑛(𝑢𝑛) = 2 { ∏ 𝑠𝑖𝑔𝑛 [𝜆𝑛′→𝑚(𝑢𝑛′)]
𝑛′∈𝑁(𝑚)/𝑛
} 𝑡𝑎𝑛ℎ−1 { ∏ 𝑡𝑎𝑛ℎ [
𝜆𝑛′→𝑚(𝑢𝑛′)
2
]
𝑛′∈𝑁(𝑚)/𝑛
} (4.9) 
Step 3 
Variable node update 
Update the variable node LLR, for each n and for each m ∈ M (n), as 
               
                                            𝜆𝑛→𝑚(𝑢𝑛) = 𝐿(𝑢𝑛) + ∑ Λ𝑚′→𝑛(𝑢𝑛)                                  (4.10)
𝑚′∈𝑀(𝑛)/𝑚
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Step 4 
Decision Process  
Decide if  𝜆𝑛(𝑢𝑛) ≥ 0, then 𝑢𝑛 = 0 and if 𝜆𝑛(𝑢𝑛)≤ 0 then 𝑢𝑛 = 1 . Then compute the syndrome uH
T=0, 
then the codeword (u) is the final codeword, otherwise the iteration takes place till valid code word is 
obtained or iteration (by going to step 1 and carrying on till step 4)   
 
Approximation or Quantized value for tanh & tanh-1 used for implementation purpose      
                                     
x 𝑡𝑎𝑛ℎ𝑥 
(-7.0,-3.0 ) -.99991 
 (-3.0,-1.6) -.9801 
(-1.6,-0.8) -.8337 
(-0.8,0.0) -.3799 
(0.0,0.8) .3799 
(0.8,1.6) .8337 
(1.6,3.0) .9801 
(3.0,7.0) .99991 
                         
                          (tanh function)                                                         (tanh−1 function) 
                                Table 4 Quantization table for tanh and tanh-1 approximation 
We have used LUT approximation in decoder as per the quantized value according to the table. For 
example if for tanh case if tanh is 0.5 then it will take the value .3799 from the LUT and we implemented 
the decoder according to this. 
 
 
 
 
x 𝑡𝑎𝑛ℎ−1𝑥 
(-.99998,-.9951 ) -3.3516 
(-.9951,-.9217) -.1.9259 
(-.9217,-.6640) -.1.0791 
(-.6640,0.0) -.3451 
(0.0,.6640) .3451 
(.6640,.9217) 1.0791 
(.9217,.9951) 1.98259 
(.9951,.99998) 3.3516 
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4.2.2.2 VHDL Implementation of LDPC Decoder 
The VHDL implementation of the decoder involves use of LUT (Look up Table) for storing the value 
and selecting the approximate value for transmission through variable node and check node as iteration 
process between check node and variable node. We have implemented the Decoder using XilinxVirtex-
4 ML401 as the board. 
Top Level Schematic of Decoder 
 
Figure 4-6 Decoder Top Level Schematic 
I/O Bus in Decoder  
Z_in (31:0): Message Input -32 bit 
clock: Clock Signal             - 1 bit 
Z_out: Decoded Signal       -32 bit 
RTL Schematic of the Decoder  
 
Figure 4-7 Decoder RTL Schematic 
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      Enlarged portion mux002 
 
                                 Figure 4-8 Enlarged portion of Decoder RTL Schematic 
Device Utilization: 
 
 
                             Figure 4-9  Device utilization for Decoder in Virtex 4 board 
4.3 Result Analysis  
The message bits are given through test bench wave form input and the output as shown in the test bench 
wave form and the output sent to decoder and tested with some flipped bits to check the encoder-decoder 
system. 
The performance of the system is studied first under MatLab.Then it is checked using taking some 
message bits and transmitting it through Test Bench Wave form .The same H matrix and G matrix used 
in this encoder/decoder is first tested under MatLab environment and it’s BER vs SNR curve is as given 
below. 
FPGA Implementation of LDPC Code 
 
54 
4.3.1 SNR vs BER plot for H Matrix used for Implementation of LDPC code 
 
Figure 4-10 SNR Waveform for H Matrix used for Encoding/Decoding 
4.3.2 Test Bench Wave Form  
 
We checked for different inputs in the encoder and transmitting in the input and sending the encoded 
output to the decoder and checked to get the correct bits in case of some flipped bits if it has been flipped 
in the channel transmission. 
 
                                             Figure 4-11 Encoder Test Bench Wave Form 
 
                                            Figure 4-12 Decoder Test Bench Wave Form 
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Chapter 5  
Conclusion and future works 
 
5.1 Conclusion 
In this project we have done the detailed analysis of LDPC code and studied different types of encoding 
and decoding algorithms, and found LDPC code to be good block error correction code. Its error 
performance was found to be near to Shannon’s limit when we implemented this LDPC coded BPSK 
system in Matlab and then this is implemented in FPGA for testing and the decoder Modified Sum-
Product Algorithm was found to be effective for decoding also. The conclusion for this project can be 
summarized as below. 
 
1. LDPC Code’s error correcting performance is near to Shanon’s error correction limit. 
2. LDPC Code’s performance depends on various characteristics of the parity matrix such as matrix 
dimension, girth of the matrix, regularity etc. 
3. Cyclic codes are easy to implement due to its parallel structure nature. 
4. Sum-product Algorithm (SPA) have good error performance in log-domain as compared to 
probability domain. 
5. Performance of MSPA (Modified SPA) is also near to SPA performance and easy to implement 
in FPGA. 
6. Decoder behavior of various decoding algorithm was studied including Min-Sum and Message 
passing and their behavior was found near to Shanons. 
7. The FPGA implementation of Encoder and decoder was studied on Spartan 3E and Virtex 4 
board respectively and found device utilization permissible. 
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5.2 Future Works 
 
LDPC code is found to be a good error correcting code and it’s performance near to Shanon’s limit 
makes it a good candidate for various kind of modulation schemes such as OFDM,DVB-S2 and 802.3 
an(Wi-Max) . Future goal is to study LDPC based OFDM System and its implementation. 
  OFDM is a candidate for future communication technique which are bandwidth hungry such as 
4G and 5G and as there is a need of error correcting codes in this technique and also OFDM suffers from 
some problems like PAPR, ISI and we can use LDPC and then try to find its improvement and finally 
we will go for it’s implementation.        
 Some times LDPC is used with other Block error correction codes for better performance such 
as with RS codes and performance is seem to be improved .We will also consider RS-codes along with 
LDPC codes for future works. 
  Finally we will try to improve the implementation complexity by improving the decoder 
architecture or by modifying decoder algorithm. 
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